




# 2 Megabit (128K x16) OTP EPROM

#### PRODUCT PREVIEW

- FAST ACCESS TIME: 55ns
- LOW POWER "CMOS" CONSUMPTION:
  - Active Current 50mA
  - Standby Current 100μA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING
- PROGRAMMING TIME of AROUND 12 sec. (PRESTO II ALGORITHM)



# **DESCRIPTION**


The M27C202 is an high speed 2 Megabit One Time Programmable EPROM, organised as 131,072 by 16 bits. It is ideally suited for microprocessor systems requiring large programs, in the application where the contents is stable and needs to be programmed only one time.

The M27C202 is offered in Plastic Leaded Chip Carrier and Plastic Thin Small Outline packages.

**Table 1. Signal Names** 

A0 - A16	Address Inputs			
Q0 - Q15	Data Outputs			
Ē	E Chip Enable			
G	Output Enable			
P	Program			
V <sub>PP</sub>	Program Supply			
Vcc	Supply Voltage			
V <sub>SS</sub>	Ground			

Figure 1. Logic Diagram



May 1996 1/12

Figure 2A. LCC Pin Connections





Figure 2B. TSOP Pin Connections



Warning: NC = Not Connected.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO (2)</sub>	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	-2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	–2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	-2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

Table 3. Operating Modes

Mode	Ē	G	P	А9	<b>V</b> PP	Q0 - Q15
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>CC</sub> or V <sub>SS</sub>	Data Output
Output Disable	V <sub>IL</sub>	ViH	Х	Х	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Program	V <sub>IL</sub>	Х	V <sub>IL</sub> Pulse	Х	V <sub>PP</sub>	Data Input
Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>PP</sub>	Data Output
Program Inhibit	ViH	Х	Х	Х	V <sub>PP</sub>	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Vcc	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ 

**Table 4. Electronic Signature** 

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	0	1	1	1	0	0	1Ch

#### **DEVICE OPERATION**

The modes of operations of the M27C202 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27C202 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{OE}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

# Standby Mode

The M27C202 has a standby mode which reduces the active current from 50mA to  $100\mu$ A.

The M27C202 is placed in the standby mode by applying a TTL high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

# **Two Line Output Control**

Because OTP EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

**Table 5. AC Measurement Conditions** 

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance <sup>(1)</sup>  $(T_A = 25 \, ^{\circ}C, \, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 7. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \,^{\circ}\text{C}, -40 \text{ to } 85 \,^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \,^{\circ}\text{C}; V_{CC} = 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μΑ
lpp	Program Current	$V_{PP} = V_{CC}$		100	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
Voн	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
VOH	Output High Voltage CMOS	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.7V		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.

2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

#### **System Considerations**

The power switching characteristics of Advanced OTP EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a  $4.7\mu F$  bulk electrolytic capacitor should be used between Vcc and Vss for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

# **Programming**

When delivered, all bits of the M27C202 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The M27C202 is in the programming mode when  $V_{PP}$  input is at 12.75V, and  $\overline{E}$  and  $\overline{P}$  are at TTL-low. The data to be programmed is applied to 16 bits in parallel, to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25V  $\pm$  0.25V.

Table 8A. Read Mode AC Characteristics (1)

(T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C;  $V_{CC}$  = 5V  $\pm$  10%;  $V_{PP}$  =  $V_{CC}$ )

			T O				M27	C202				
Symbol	Alt	Parameter	Test Condition	-55	<b>5</b> <sup>(3)</sup>	-7	70	-8	30	-9	90	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		55		70		80		90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		55		70		80		90	ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid	E = VIL		30		35		40		45	ns
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	30	ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	30	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.
2. Sampled only, not 100% tested.
3. See High Speed AC Measurement condition for 55ns speed.

Table 8B. Read Mode AC Characteristics  $^{(1)}$  (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C;  $V_{CC}$  = 5V  $\pm$  10%;  $V_{PP}$  =  $V_{CC}$ )

						M27C202							
Symbol	Alt	Parameter	Test Condition	-1	10	-1	2	-1	15	-2	20	Unit	
				Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100		120		150		200	ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120		150		200	ns	
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	E = V <sub>IL</sub>		50		60		60		70	ns	
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	40	0	50	0	60	ns	
tghqz <sup>(2)</sup>	tor	Output Enable High to Output Hi-Z	E = VIL	0	30	0	40	0	50	0	60	ns	
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		0		ns	

Notes: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously with or after VPP. 2. Sampled only, not 100% tested.



Table 9. Programming Mode DC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; \, V_{CC} = 6.25V \pm 0.25V; \, V_{PP} = 12.75V \pm 0.25V)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0 \le V_{IN} \le V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
IPP	Program Current	E = V <sub>IL</sub>		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
Voh	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

 $\textbf{Note:} \quad \text{1. } V_{\text{CC}} \text{ must be applied simultaneously with or before } V_{\text{PP}} \text{ and removed simultaneously with or after } V_{\text{PP}}.$ 

Table 10. Programming Mode AC Characteristics <sup>(1)</sup> ( $T_A = 25$  °C;  $V_{CC} = 6.25V \pm 0.25V$ ;  $V_{PP} = 12.75V \pm 0.25V$ )

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low		2		μs
t <sub>QVPL</sub>	t <sub>DS</sub>	Input Valid to Program Low		2		μs
t <sub>VPHPL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Program Low		2		μs
t <sub>VCHPL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Program Low		2		μs
t <sub>ELPL</sub>	t <sub>CES</sub>	Chip Enable Low to Program Low		2		μs
t <sub>PLPH</sub>	t <sub>PW</sub>	Program Pulse Width		95	105	μs
t <sub>PHQX</sub>	t <sub>DH</sub>	Program High to Input Transition		2		μs
t <sub>QXGL</sub>	toes	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> (2)	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Programming Flowchart



# **PRESTO II Programming Algorithm**

PRESTO II Programming Algorithm allows programming of the whole array with a guaranteed margin, in a typical time of 13 seconds. Programming with PRESTO II consists of applying a sequence of 100 µs programpulses to each word until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogrampulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

# **Program Inhibit**

Programming of multiple M27C202s in parallel with different data is also easily accomplished. Except for  $\overline{E}, \$ all like inputs including  $\overline{G}$  of the parallel M27C202 may be common. A TTL low level pulse applied to a M27C202's  $\overline{E}$  input, with  $\overline{P}$  low and  $V_{PP}$  at 12.75V, will program that M27C202. A high level  $\overline{E}$  input inhibits the other M27C202s from being programmed.

# **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\bar{E}$  and  $\bar{G}$  at  $V_{IL}$ ,  $\bar{P}$  at  $V_{IH}$ ,  $V_{PP}$  at 12.75V and  $V_{CC}$  at 6.25V.



# **On-Board Programming**


The M27C202 can be directly programmed in the application circuit. See the relevant Application Note AN620.

# **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an OTP EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the  $25^{\circ}$ C ±  $5^{\circ}$ C ambient temperature range that is required

when programming the M27C202. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C202 with  $V_{PP} = V_{CC} = 5V$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{IL}$  to  $V_{IH}$ . All other address lines must be held at  $V_{IL}$  during Electronic Signature mode. Byte 0 (A0= $V_{IL}$ ) represents the manufacturer code and byte 1 (A0= $V_{IH}$ ) the device identifier code. For the SGS-THOMSON M27C202, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

# ORDERING INFORMATION SCHEME



Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed,  $V_{CC}$  Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.


For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



PLCC44 - 44 lead Plastic Leaded Chip Carrier, square

Symb		mm			inches		
- Symb	Тур	Min	Max	Тур	Min	Max	
А		4.20	4.70		0.165	0.185	
A1		2.29	3.04		0.090	0.120	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		17.40	17.65		0.685	0.695	
D1		16.51	16.66		0.650	0.656	
D2		14.99	16.00		0.590	0.630	
Е		17.40	17.65		0.685	0.695	
E1		16.51	16.66		0.650	0.656	
E2		14.99	16.00		0.590	0.630	
е	1.27	_	_	0.050	_	_	
N		44		44			
СР			0.10			0.004	

PLCC44




Drawing is not to scale

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 20mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		9.90	10.10		0.390	0.398
е	0.50	_	-	0.020	_	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N		40			40	
СР			0.10			0.004

TSOP40



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

